Verilog-AMS

Verilog-AMS是Verilog硬件描述语言的一个衍生。它包含了模拟混合信号扩展模块,以实现对于模拟电路和混合信号系统行为的描述。它扩展了Verilog、SystemVerilog等的事件驱动仿真器的回路,通过使用一个连续时间仿真器,可以在模拟域(analog-domain)上求解微分方程。模拟事件可以触发数字行为,反之亦可。[1]

参考文献

  1. ^ Scheduling semantics are specified in the Verilog/AMS Language Reference Manual, section 8.

外部链接

  • I. Miller and T. Cassagnes, "Verilog-AMS Eases Mixed Mode Signal Simulation," Technical Proceedings of the 2000 International Conference on Modeling and Simulation of Microsystems, pp. 305-308, Available: https://web.archive.org/web/20070927051749/http://www.nsti.org/publ/MSM2000/T31.01.pdf

一般的资料

  • Accellera Verilog Analog Mixed-Signal Group
  • verilog-ams.com
  • The Designer's Guide Community, Verilog-A/MS (页面存档备份,存于互联网档案馆) — Examples of models written in Verilog-AMS]
  • EDA.ORG AMS Wiki(页面存档备份,存于互联网档案馆) - Issues, future development, SystemVerilog integration

开源资料

  • OpenVAMS, a Open-Source VerilogAMS-1.3 Parser with internal VPI-like representation (页面存档备份,存于互联网档案馆
  • V2000 project - Verilog-AMS parser & elaborator (页面存档备份,存于互联网档案馆
概念
硬件描述语言
  • Verilog
    • A
    • AMS
  • VHDL
    • AMS
    • VITAL英语VHDL-VITAL
  • SystemVerilog
  • SystemC
  • Altera硬體描述語言英语Altera Hardware Description Language
  • Handel-C
  • 屬性規範語言英语Property Specification Language
  • 統一電源格式英语Unified Power Format
  • PALASM
  • 高階布林表達式語言英语Advanced Boolean Expression Language
  • 可程式化陣列邏輯(CUPL)
  • OpenVera
  • C to HDL英语C to HDL
  • Flow to HDL英语Flow to HDL
  • MyHDL英语MyHDL
  • JHDL
  • ELLA (程式語言)英语ELLA (programming language)
公司
產品
硬件
  • iCE (FPGA)英语iCE (FPGA)
  • Stratix英语Stratix
  • Virtex (FPGA)英语Virtex (FPGA)
軟件
IP
專有
  • ARC (processor)英语ARC (processor)
  • ARM Cortex-M
  • LEON
  • LatticeMico8英语LatticeMico8
  • MicroBlaze英语MicroBlaze
  • PicoBlaze英语PicoBlaze
  • Nios嵌入式處理器英语Nios embedded processor
  • Nios II
開源
  • Java最佳化處理器英语Java Optimized Processor
  • LatticeMico32英语LatticeMico32
  • OpenCores英语OpenCores
  • OpenRISC英语OpenRISC
    • OpenRISC 1200英语OpenRISC 1200
  • RISC-V
  • Zet (hardware)英语Zet (hardware)